### PAPER

## Comprehensive dynamic on-resistance assessments in GaN-on-Si MIS-HEMTs for power switching applications

To cite this article: Po-Chien Chou et al 2018 Semicond. Sci. Technol. 33 055012

View the article online for updates and enhancements.

### **Related content**

- <u>Reliability and parasitic issues in GaNbased power HEMTs: a review</u> G Meneghesso, M Meneghini, I Rossetto et al.
- High voltage trapping effects in GaNbased metal-insulator-semiconductor transistors
  Gaudenzio Meneghesso, Matteo Meneghini, Riccardo Silvestri et al.
- Analysis of current instabilities of a thin AIN/GaN/AIN double heterostructure high electron mobility transistors Ch Zervos, A Adikimenakis, A Bairamis et al.

Semicond. Sci. Technol. 33 (2018) 055012 (8pp)

# Comprehensive dynamic on-resistance assessments in GaN-on-Si MIS-HEMTs for power switching applications

# Po-Chien Chou<sup>1,4</sup>, Ting-En Hsieh<sup>2,4</sup>, Stone Cheng<sup>1</sup>, Jesús A del Alamo<sup>3</sup> and Edward Yi Chang<sup>2</sup>

<sup>1</sup> Department of Mechanical Engineering, National Chiao-Tung University, No. 1001, University Road, Hsinchu 30010, Taiwan

<sup>2</sup> Department of Materials Science and Engineering National Chiao-Tung University, No. 1001, University Road, Hsinchu 30010, Taiwan

<sup>3</sup> Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139 United States of America

E-mail: stonecheng@mail.nctu.edu.tw

Received 16 January 2018, revised 12 March 2018 Accepted for publication 4 April 2018 Published 23 April 2018



This study comprehensively analyzed the reliability of trapping and hot-electron effects responsible for the dynamic on-resistance (Ron) of GaN-based metal-insulator-semiconductor high electron mobility transistors. Specifically, this study performed the following analyses. First, we developed the on-the-fly Ron measurement to analyze the effects of traps during stress. With this technique, the faster one (with a pulse period of 20 ms) can characterize the degradation; the transient behavior could be monitored accurately by such short measurement pulse. Then, dynamic Ron transients were investigated under different bias conditions, including combined off state stress conditions, back-gating stress conditions, and semi-on stress conditions, in separate investigations of surface- and buffer-, and hot-electron-related trapping effects. Finally, the experiments showed that the Ron increase in semi-on state is significantly correlated with the high drain voltage and relatively high current levels (compared with the off-state current), involving the injection of greater amount of hot electrons from the channel into the AlGaN/insulator interface and the GaN buffer. These findings provide a path for device engineering to clarify the possible origins for electron traps and to accelerate the development of emerging GaN technologies.

Keywords: GaN MIS-HEMT, reliability, trapping related degradation, failure mechanisms, hot electrons, dynamic  $R_{ON}$ 

(Some figures may appear in colour only in the online journal)

#### 1. Introduction

The GaN properties and heterojunction technologies of GaN power HEMTs now enable high voltage (over 650 V) [1, 2], high power density ( $35 \text{ W in}^{-3}$ ) [3], high frequency (over 1 MHz) [3], and high temperature (up to 200 °C) operation [4]. Therefore, they can be used to improve power conversion in energy-efficient, smaller and more cost-effective products,

such as power supplies, hybrid electric vehicles/electric vehicles [5, 6], and photovoltaic inverters [7]. Nevertheless, a relatively large amount of intrinsic defects and impurities still exist in the grown AlGaN/GaN hetero-structures which may act as charge traps (possibly causing the current collapse and increase in dynamic on-resistance  $R_{on}$ ), and which thereby undermine the dynamic performance [8–10]. In more mature lateral GaN technology, dynamic switching problems still present a limitation on the market penetration of these devices. Several papers investigated the time resolved dynamic



<sup>&</sup>lt;sup>4</sup> These authors contributed equally to this work.

	3 μm	1 μm	17 μm	
Source		Gate	PECVD Si <sub>3</sub> N <sub>4</sub> 450 nm	
	PECVD Si <sub>3</sub> N <sub>4</sub> Gate Insulator 50 nm			Drain
	GaN cap layer 4nm			
	Al <sub>0.23</sub> Ga <sub>0.77</sub> N barrier layer 20 nm			
	i.	-GaN 1	μm 2DEG	
GaN:C 6 x 10 <sup>18</sup> cm <sup>-3</sup> 1.1 μm				
GaN/AlGaN buffer 3.9 μm				
	S	Si substr	ate 900 μm	

Figure 1. Schematic cross section of the fabricated MIS-HEMT device.

 $R_{\rm on}$  transients performed in off-state and back-gating stresses, suggesting the unique dominant trapping mechanisms related to the surface and to GaN buffer [11–13]. Conversely, systematic descriptions of the correlation of hot electrons-related charge-trapping and surface-state creation for devices stressed in semi-on state are rarely reported in the literature [14, 15]. Hot electrons-related charge-trapping play a major role in increasing the dynamic  $R_{\rm on}$  and promoting significant parasitic trapping effects (critical in hard switching conditions).

Therefore, this study comprehensively analyzed the main reliability concern for charge-trapping mechanisms in GaNbased MIS-HEMTs. The on-the-fly (OTF) technique is proposed to characterize trapping transients (increase in  $R_{on}$  over time) for devices submitted to different bias regimes. This methodology is based on combined off state stress conditions, back-gating stress conditions, and semi-on stress conditions for separately investigating the surface- and buffer-, and hotelectron-related trapping processes. This study identified and described the dominant trapping mechanisms affecting the dynamic  $R_{on}$ : (i) in the off state condition, the trapping at the surface and in the buffer is promoted by high drain-gate bias  $(V_{\rm DG})$ , (ii) in the back-gating condition, the trapping mostly occurs in the buffer, without any significant surface effect and is promoted by high vertical drain-to-substrate potential, (iii) in the semi-on condition, the injection of hot electrons from the channel into the AlGaN/insulator interface and the GaN buffer is caused by high drain voltage  $(V_{DS})$  combined with high drain current  $(I_{DS})$ . These findings provide a path for device engineering to minimize degradation of dynamic onresistance and to mature GaN into the robust technology.

#### 2. Device description

Figure 1 shows the schematic cross-sectional view of the GaN MIS-HEMT in this study. The AlGaN/GaN HEMT structure was grown on 6 inch (111) p-type silicon substrate by metalorganic chemical vapor deposition. The epitaxial structure consisted of 4 nm GaN cap layer, 20 nm Al<sub>0.23</sub>Ga<sub>0.77</sub>N barrier layer, 4  $\mu$ m i-GaN layer, 1.1  $\mu$ m GaN:C layer and the buffer layer consisted of GaN/AlGaN with total thickness of 3.9  $\mu$ m. A 50 nm thick Si<sub>3</sub>N<sub>4</sub> film was deposited by plasmaenhanced chemical vapor deposition and deployed as the gate insulator. Details on the Ohmic and gate contacts formation can be found in [16, 17], respectively. To clarify the origin of the degradation mechanism, the tested devices have no field plate (that has been proven to mitigate the large fields at the gate-drain and gate-source).

The device characterization was performed on devices with  $L_{GD} = 17 \,\mu\text{m}$ ,  $L_{GS} = 3 \,\mu\text{m}$ , gate length = 1  $\mu\text{m}$  and gate width = 50  $\mu$ m. All devices were fabricated on the same 6 inch wafer and in close proximity to each other. Before starting with the evaluation of the origin of dynamic  $R_{on}$ , an initial survey of reliability qualification was performed to screen out early-stage degradation. These HEMT devices were preliminary subjected to direct current (DC) currentvoltage (I-V) and off-state breakdown analyses with the aim of separating permanent degradation from trap-related phenomenon before any stress. Figures 2(a) and (b) show the representative results obtained from five identical samples. Characteristics of drain current  $(I_{DS})$  versus drain voltage  $(V_{\rm DS})$  and gate voltage  $(V_{\rm GS})$  were recorded to determine the main DC device figures of merit, such as the linear-regime drain current  $I_{\text{Dlin}}$  (measured at  $V_{\text{GS}} = 0$  V and  $V_{\text{DS}} = 1$  V), maximum drain current  $I_{\text{Dmax}}$  (measured at  $V_{\text{GS}} = 0$  V and  $V_{\rm DS} = 10$  V), on-resistance  $R_{\rm on}$  (defined as the inverse of  $I_{\text{Dlin}}$ ), threshold voltage  $V_{\text{TH}}$  (defined as  $V_{\text{GS}}$  at  $I_{\text{DS}} = 1 \text{ mA}$ for  $V_{\rm DS} = 1$  V) [18, 19]. Figures 2(c) and (d) show the drain and gate leakage currents ( $I_{\text{Doff}}$  and  $I_{\text{Goff}}$ ) measured in the voltage range from  $V_{\rm DS} = 0$  to 100 V with  $V_{\rm GS} = -25$  V (off-state). As can be noticed, the fabricated devices are able to sustain large drain biases ( $V_{\rm DS} > 100$  V) without the onset of a sudden increase of leakage current. Approximately 40 devices were evaluated and sorted to obtain well-matched I-V characteristics.

Permanent and recoverable trapping and de-trapping effects may lead to significant increase in dynamic  $R_{on}$ . In order to clearly identify the effects on device characteristics, we have stressed these devices in the on state with  $V_{\rm DS} = 20 \,\rm V$  and  $V_{\rm GS} = 0$  V at room temperature which generates a constant heat into channel [9]. This is a harsh stress bias condition designed to accelerate the degradation rate and eventually permanent degradation in  $R_{on}$ . During stress, we have characterized several device parameters by a benign characterization suite for a period of 300 s each. Figure 3 plots the time evolution of  $R_{\rm on}$  and  $I_{\rm Dmax}$ (normalized to their initial values) as well as  $I_{\text{Goff}}$  as a function of stress time for the device that has been subject to 40 000 s. The device shows quite robust characteristics, during and after on state stress test, no sudden increase in gate leakage ( $I_{\text{Goff}}$ ) is observed. In order to be able to separate permanent from traprelated degradation, the devices are exposed to ultraviolet illumination to fully de-trap the captured charge after stress [20, 21]. As figure 4 shows, the samples exhibit very minor degradation in their  $R_{on}$  and  $I_{Dmax}$  values, permanent degradation will still be small and its effect on device characteristics can be negligible.

#### 3. OTF Ron characterization

A reliable and reproducible performance assessment of MIS-HEMT technology must not cause irreversible damage or irregular current behaviors. For this, the measurement



**Figure 2.** Representative device characteristics of MIS-HEMTs (five devices) used in this work. (a) Output ( $V_{GS} = 0$  V) characteristics measured at  $V_{DS}$  from 0 to 10 V; (b) transfer ( $V_{DS} = 10$  V) characteristics measured at  $V_{GS}$  from -25 to 0 V; (c) drain-leakage ( $I_{Doff}$ ) characteristics measured at  $V_{DS}$  from 0 to 100 V; (d) Gate-leakage breakdown ( $I_{Goff}$ ) characteristics measured at  $V_{DS}$  from 0 to 100 V. Negligible permanent degradation takes place as a result of the entire device characterization.



**Figure 3.** Time evolution of  $R_{\rm on}$  and  $I_{\rm Dmax}$  (normalized to their initial values) and  $I_{\rm Goff}$  during the devices are on-stressed at  $V_{\rm DS} = 20$  V and  $V_{\rm GS} = 0$  V. Small degradation in  $R_{\rm on}$  and  $I_{\rm Dmax}$ , less than 10%, occur during this accelerated stress testing. No sudden increase in  $I_{\rm Goff}$  is observed.

conditions have to be selected carefully, so that the transient trapping/de-trapping effects can be studied in detail. The increase in dynamic  $R_{on}$  is carried out by means of OTF transient characterization [22–24]. This technique is proposed to monitor the drain current ( $I_{DS}$ ) degradation in stressed devices under off-state conditions. The main advantage of this technique is that the dynamics of trapped charge in transistors can be captured very shortly after the stress is removed.

The analysis is performed in an on-wafer probe station equipped with thermal chuck that allows device characterization through external test equipment (two Keithley 2636B Source Meters). Figure 5(a) is a schematic diagram of the experimental procedure for OTF Ron transient characterization. Devices are kept in a defined trapping condition for 1000 s (for reliability assessment in different operating bias conditions, section 4); Stress-induced change in  $R_{on}$  is evaluated by repeatedly biasing the device with short pulses (20 ms). Device  $R_{on}$  is evaluated by averaging the sampled  $I_{\rm DS}$  values obtained from the measurement time interval (between 4 and 20 ms), retains sufficient accuracy to capture the transients. To further clarify the dynamic behavior, the correlation between specific trap formation and stress time for each cycle have been established to investigate the detrapping effects during the characterization. Figure 5(b) shows the  $R_{on}$  transients, which consist of a series of stress pulses with different stress times (1, 5, and 10 s) applied to a single device, and the change in Ron between pulses. During this measurement, the device is kept in the off-state bias  $(V_{\text{GS}} = -25 \text{ V}, V_{\text{DS}} = 20 \text{ V}, \text{ and } V_{\text{SUB}} = 0 \text{ V})$  for a long time (1000 s). Interestingly, a weak dependence of  $R_{on}$  on the time the device is held in the OFF state; these pulses are significantly shorter than the de-trapping time of the defects. The  $R_{\rm on}$  did not substantially differ. Therefore, the device does not change its stress sequence (stressed 1s for each



**Figure 4.** (a) Output ( $V_{GS} = 0$  V) and (b) transfer characteristics ( $V_{DS} = 10$  V) before and after on state stress. Negligible permanent  $R_{on}$  and  $I_{Dmax}$  happen.

cycle) during the short measurement pulse; this guarantees a reproducible and reliable evaluation of the  $R_{on}$  time transients.

#### 4. Trapping mechanisms in GaN-based MIS-HEMTs

Operation of the fabricated devices at a high drain bias increased  $R_{\rm on}$  over time. Figure 6 shows the schematic drawing of lateral and vertical trapping phenomena in MIS-HEMTs exposed to high drain bias. The increase in  $R_{on}$  originates from increased injection of electrons from the gatedrain access regions (due to the high negative gate-drain voltage) and from the substrate to the buffer (due to the flow of drain-bulk vertical current). The physical origin of the mechanisms responsible for dynamic  $R_{on}$  was investigated by analyzing trapping transients on devices starting at various quiescent bias points in the off-state, from  $V_{\rm DS} = 20$  V to 100 in 20 V increments at  $V_{GS} = -25$  V, as shown in figure 7(a). When the evolution of normalized  $R_{on}$  was reported as a function of time, an increase in stress voltage accelerated the trapping process and resulted in a stronger  $R_{on}$  increase. These results suggest that the phenomena causing the  $R_{on}$  temporary increase during time might be related to electron capture processes. Figure 7(b) reports the time constant spectra [25] extracted from  $R_{on}$  transients in figure 7(a): the time constants



**Figure 5.** (a) The on-the-fly  $R_{\rm on}$  characterization involves holding a small bias on the drain and sampling the drain current continuously. This technique allows a few point sweep to be completed and the stress conditions returned in time interval of 20 ms. (b) the recorded  $R_{\rm on}$  transient is obtained by continuously switching the device between on-state ( $V_{\rm DS} = 1$  V,  $V_{\rm GS} = 0$  V, in linear region) and off-state ( $V_{\rm DS} = 20$  V,  $V_{\rm GS} = -25$  V for safety reason) for different periods of stress times (1, 5, and 10 s for each cycle).

are extrapolated by fitting the curves based on a stretched exponential function (black solid line in figure 7(a)); the derivative spectrum ( $dR_{on}/d\log(t)$  waveform) for each tested has a clear peak, with relatively slow time constant (in the time interval of 10–70 s) [11, 13]. Remarkably, increasing drain potential yields a dramatic decrease in the time constant associated with the transient response.

The increased injection of electrons from the Si substrate to the buffer has a critical interaction with the performance and reliability of said devices. Mostly deep traps have been associated with early stages of degradation. Therefore, the effects of trapping in the buffer must be studied carefully. Furthermore, the back-gating measurement provides an effective method to distinguish between the surface- and buffer-related traps; this technique could offer a good indicator for process improvement. Figure 8 shows the devices stressed under back-gating bias at different negative substrate voltages ( $V_{Sub} = -20$  to -100 V with -20 V increments), with grounded source, gate and drain. The main mechanism of degradation is trapping in the buffer (high vertical field



**Figure 6.** Schematic and band diagram representation of the possible trapping mechanisms of increased  $R_{ON}$  in MIS-HEMTs exposed to high drain bias: electron trapping at both the surface (due to the electric field in the drain-gate access region) and in the buffer (due to the high vertical field from the drain directed towards the substrate).



**Figure 7.** (a)  $R_{\rm ON}$  increase when the device was continuously pulsed under off state drain bias stresses; samples were subject to varying high drain-bias stress from  $V_{\rm DS} = 20{-}100$  V at  $V_{\rm GS} = -25$  V. (b) Time-constant spectra for  $R_{\rm ON}$  transients. A sum of exponential terms is used to fit the measurement data. High drain bias substantially increased the magnitude of transients with the related time constants (10–100 s).

between the channel and substrate), with negligible surface trapping (lateral field is zero between the three terminals) [26].

Dynamic  $R_{on}$  measurements at different back-gating stress have been performed with the goal of clarifying the physical origin of these transients. Figure 9 shows  $R_{on}$  transients and related time constant spectrum with different back-gating biases  $(V_{sub})$  from -20 V to -100 V in -20 V step. As  $V_{Sub}$  increases,  $R_{on}$  increases exponentially over time. The time constant spectrum has a clear peak with a time constant in the range of 10–50 s. The dynamic  $R_{on}$  increases in the devices presumably resulting from a depletion region forming within the GaN buffer. Also, electrons can be injected from the substrate to the buffer, eventually being trapped either in the buffer or in the GaN channel layer.

Substrate bias experiments are key performance indicators for distinguishing between surface- and buffer-related trapping processes. Notably, during back-gating stress,  $R_{on}$ increases by approximately only 130% within the first 100 s of operation at 100 V and then flattens out. Furthermore, a very low drain-substrate leakage current was also observed during 300 V vertical bias supply as shown in figure 9(c). The well-controlled vertical GaN buffer leakage current has been shown to be able to suppress the trapping effects on the back gating stress operation [27]. Therefore, the weak Ron increased in figure 9(a) indicates that the substrate-related trapping process can effectively eliminated by the high quality GaN buffer structure in this study. Under off state stress operation, however, it shows a continuous increase in stress but does not saturate. The probable explanation for this behavior is that the surface traps have a determining factor for transient Ron variation characteristics compared to buffer traps.

This study also investigated the trapping mechanisms induced by the exposure to high semi-on state bias; it is important to evaluate the impact of the injection of hot electrons from the 2DEG into trap states to assess the stability of the devices. The semi-on bias condition is typically the worst case for hot-carrier stress. Notably, the additional traps filled in the semi-on condition are not present in off-state condition; strong correlation with hot-electron effects (see the schematic drawing of the trapping behavior in figure 10). When the device is biased in the semi-on state under a high current flow and high drain bias, in addition gate injection trapping process, the electrons in 2DEG channel are accelerated by the field and then injected in the AlGaN barrier defect or buffer near the channel.



**Figure 8.** Schematic and band diagram representation of the possible trapping mechanisms responsible for  $R_{ON}$ -increase in MIS-HEMTs exposed to negative substrate bias ( $V_{sub}$ ): the increased injection of electrons from the substrate to the buffer (due to the high vertical field).

This study further investigated the effects of hot electrons on device reliability.  $R_{on}$  transients and related time constant spectra have been acquired by keeping the quiescent drain bias ( $V_{DS} = 60 \text{ V}$ ) constant and by sweeping step-by-step the quiescent gate bias from  $V_{GS} = V_{TH} - 5 \text{ V}$  (off-state) to  $V_{TH} + 1 \text{ V}$  (semi-on state). Further, we also carried out experiments under a higher a quiescent bias point ( $V_{DS} = 100 \text{ V}$ ,  $V_{GS} = V_{TH} + 1 \text{ V}$ ) to investigate an increase of hot electron concentration.

Figure 11(a) shows that dynamic  $R_{\rm on}$  does not significantly change when exposed to the off-state quiescent bias ( $V_{\rm GS} < V_{\rm TH}$ ). However, when the devices are biased in the semi-on state quiescent bias ( $V_{\rm GS} > V_{\rm TH}$ ), the  $R_{\rm on}$  increase during semi-on (220% at  $V_{\rm DS} = 100$  V and  $V_{\rm GS} = V_{\rm TH} + 1$  V) is higher than during off-state (160% at  $V_{\rm DS} = 60$  V and  $V_{\rm GS} = V_{\rm TH} - 5$  V). The  $R_{\rm on}$  increase in the semi-on state is significantly correlated with the drain current. This suggests an additional trapping mechanism that is promoted by the high voltage ( $V_{\rm DS}$ ) and relatively high current levels (compared with the off-state current).

To ensure that the observed phenomenon only occurred in semi-on state operation, and to identify the possible trapping mechanism emerges, involving the injection of hot electrons, the time constant spectrum was extracted by acquiring the  $R_{on}$  transients under off state and semi-on state stress. Figure 11(b) shows the experimental results, which indicate that, besides the trapping phenomena related to offstate operation (in the range of 10-30 s), an additional chargetrapping phenomena appears when the device is subjected to semi-on state bias stress (in the range of 600-800 s), and this observed trap signal is strongly correlated with drain current density and significantly increases with increasing drain bias from 60 to 100 V. This additional trapping mechanism can be ascribed to the presence of hot-electrons in the channel (see the schematic drawing in figure 10). Semi-on operation may occur in hard switching condition, when the gate bias is increased before the drain bias drops from saturation to linear region. The devices are simultaneously exposed to high drain voltage  $V_{\rm DS}$  (at the drain side edge of the gate electrode) and relatively high drain-current  $I_{DS}$  (a large amount of electrons). These electrons are accelerated by the electric field and are injected from the channel into the buffer or into the gate-drain surface. These hot electrons may lead to parasitic generation which can promote not only additional charge-trapping phenomena but also hot electron-related long term degradation



**Figure 9.** Recorded  $R_{on}$  transients (a) and associated time constant spectrum (b) obtained from different quiescent  $V_{Sub}$  conditions from  $V_{Sub} = -20$  V up to -100 V in -20 V decrements. As  $V_{Sub}$  increases, dynamic  $R_{on}$  also increases, but the time constants do not significantly differ from those in figure 5(b). A clear positive peak appears in the said time constant signals; (c) substrate leakage current as a function of drain-substrate voltage.



**Figure 10.** Schematic and band diagram representation of the additional possible trapping mechanisms responsible for the 'semi-on state'  $R_{ON}$ -increase in MIS-HEMTs exposed to high drain bias: the injection of hot electrons from the channel into the (SiN/GaN) interface and the GaN buffer layer.



**Figure 11.** (a) Time-resolved  $R_{\rm on}$  transients acquired with constant quiescent  $V_{\rm DS}$  (60 V) and multiple quiescent  $V_{\rm GS}$  ( $V_{\rm TH} - 5$  V to  $V_{\rm TH} + 1$  V), in comparison with  $R_{\rm on}$  transient measured at quiescent bias point ( $V_{\rm DS} = 100$  V,  $V_{\rm GS} = V_{\rm TH} + 1$  V; red line) to further characterize the hot-electron effects. Dynamic  $R_{\rm on}$  increase worsen as  $V_{\rm GS} > V_{\rm TH}$ . (b) During semi-on stresses, analysis of time constant waveforms showed an additional trap peak (in the time interval of 100–1000 s), which suggested a hot-electrons-related trapping mechanism.

effects ( $R_{on}$  increases continuously as the device keeps on switching on and off).

#### 5. Conclusion

This work investigated the three dominant charge-trapping effects affecting the dynamic increase of on-resistance ( $R_{on}$ ) in GaN-based MIS-HEMT devices. The OTF trapping transient

measurements revealed the following relevant results: (i) trapping of electrons at the surface and in the buffer, which is caused by off state with high drain-gate bias ( $V_{DG}$ ); (ii) trapping in the buffer, without any significant surface effect, which is caused by back-gating operation with high vertical drain-to-substrate potential; (iii) trapping of hot electrons from the channel into the AlGaN/insulator interface and the GaN buffer, which is caused by the combination of high drain voltage ( $V_{DS}$ ) and high drain current ( $I_{DS}$ ) in the semi-on state. The origin of the traps, their location, and the physical mechanisms involved in the trapping are measured and statistically analyzed. Comparisons of the extracted time constant spectra revealed the underlying degradation mechanisms affecting device performance. Process/epitaxy improvements are necessary for GaN-based MIS-HEMTs to achieve stable and reproducible operation.

#### Acknowledgments

This work was supported by the MOEA project 101-EC-17-A-05-S1-154, and MOST project 102-2221-e-009-074, Taiwan, R.O.C. and National Chung-Shan Institute of Science & Technology, Taiwan, under Grant No. NCSIST-104-V4012 (107). The authors also would like to thank Keithley team in Tektronix Taiwan for their very helpful suggestions and superior technical support.

#### **ORCID iDs**

Stone Cheng https://orcid.org/0000-0003-3388-4802

#### References

- Moens P et al 2015 Impact of buffer leakage on intrinsic reliability of 650 V AlGaN/GaN HEMTs IEEE Int. Electron Device Meeting (IEDM) p 903
- [2] Sheridan D C, Lee D Y, Ritenour A, Bondarenko V, Yang J and Coleman C 2014 Ultra-low loss 600 V–1200 V GaN power transistors for high efficiency applications *Int. Exhibition and Conf. for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management (PCIM)* p 318

- [3] Huang X 2016 High Frequency GaN Characterization and Design Considerations PhD dissertation Dept. Elect. Eng., Virginia Tech., Blacksburg, VA, USA
- [4] Inoue Y et al 2007 Degradation-mode analysis for highly reliable GaN-HEMTs IEEE MTT-S Int. Microwave Symp. p 639
- [5] Su M, Chen C and Rajan S 2013 Prospects for the application of GaN power devices in hybrid electric vehicle drive systems *Semicond. Sci. Technol.* 28 074012
- [6] Letellier A, Dubois M R, Trovao J P and Maher H 2015 Gallium nitride semiconductors in power electronics for electric vehicles: advantages and challenges *IEEE Vehicle Power and Propulsion Conf. (VPPC)* p 1
- [7] Stubbe T, Mallwitz R, Rupp R, Pozzovivo G, Bergner W, Häberlen O and Kunze M 2014 GaN power semiconductors for PV inverter applications—opportunities and risks *Int. Conf. on Integrated Power Electronics Systems(CIPS)* p 1
- [8] Jin D and del Alamo J A 2013 Methodology for the study of dynamic ON-resistance in high-voltage GaN field-effect transistors *IEEE Trans. Electron Devices* **60** 3190
- [9] Jin D and del Alamo J A 2012 Impact of high-power stress on dynamic ON-resistance of high-voltage GaN HEMTs *Microelectron. Reliab.* 52 2875
- [10] Jin D and del Alamo J A 2012 Mechanisms responsible for dynamic on-resistance in GaN high-voltage HEMTs Int. Symp. on Power Semiconductor Devices and ICs (ISPSD) p 333
- [11] Meneghini M, Vanmeerbeek P, Silvestri R, Dalcanale S, Banerjee A, Bisi D, Zanoni E and Meneghesso G 2015 Temperature dependent dynamic RON in GaN-based MIS-HEMTs: role of surface traps and buffer leakage *IEEE Trans. Electron Devices* 62 782
- [12] Meneghesso G, Meneghini M, Rossetto I, Bisi D, Stoffels S, Van Hove M, Decoutere S and Zanoni E 2016 Reliability and parasitic issues in GaN-based power HEMTs: a review *Semicond. Sci. Technol.* **31** 093004
- [13] Bisi D, Meneghini M, Hove M V, Marcon D, Stoffels S, Wu T L, Decoutere S, Meneghesso G and Zanoni E 2015 Trapping mechanisms in GaN-based MIS-HEMTs grown on silicon substrate *Phys. Status Solidi* a 212 1122
- [14] Ruzzarin M, Meneghini M, Rossetto I, Van Hove M, Stoffels S, Wu T, Decoutere S, Meneghesso G and Zanoni E 2016 Evidence of hot-electron degradation in GaN- based MIS-HEMTs Unpublished to high temperature constant source current stress *IEEE Electron Device Lett.* **37** 1415
- [15] Sozza A et al 2005 Evidence of traps creation in GaN/AlGaN/ GaN HEMTs after a 3000 h on-state and off-state hotelectron stress IEEE Int. Electron Device Meeting (IEDM) p 590
- [16] Hsieh T E, Chang E Y, Song Y Z, Lin Y C, Wang H C, Liu S C, Salahuddin S and Hu C C 2014 Gate recessed quasi-normally OFF Al<sub>2</sub>O<sub>3</sub>/AlGaN/GaN MIS-HEMT with

low threshold voltage hysteresis using PEALD AIN interfacial passivation layer *IEEE Electron Device Lett.* **35** 732

- [17] Hsieh T-E, Lin Y C, Liao J T, Lan W C, Chin P C and Chang E Y 2015 Effect of high voltage stress on the DC performance of the Al<sub>2</sub>O<sub>3</sub>/AlN GaN metal–insulator– semiconductor high-electron mobility transistor for power applications *Appl. Phys. Express* 8 104102
- [18] Chou P C, Chen S H, Hsieh T E, Cheng S, del Alamo J A and Chang E Y 2017 Evaluation and reliability assessment of GaN-on-Si MIS-HEMT for power switching applications *Energies* 10 233
- [19] Chou P C, Cheng S and Chen S H 2014 Evaluation of thermal performance of all-GaN power module in parallel operation *Appl. Therm. Eng.* **70** 593
- [20] Demirtas S and del Alamo J A 2009 Critical voltage for electrical reliability of GaN high electron mobility transistors on Si substrate *Reliability of Compound Semiconductors Digest (ROCS)* p 53
- [21] Jin D, Joh J, Krishnan S, Tipirneni N, Pendharkar S and del Alamo J A 2013 Total current collapse in high-voltage GaN MIS-HEMTs induced by zener trapping *IEEE Int. Electron Device Meeting (IEDM)* p 148
- Bisi D, Meneghini M, Marino F A, Marcon D, Stoffels S, Hove M V, Decoutere S, Meneghesso G and Zanoni E 2014 Kinetics of buffer-related R<sub>ON</sub>-increase in GaN-on-silicon MIS-HEMTs *IEEE Electron Device Lett.* 35 1004
- [23] Moens P, Vanmeerbeek P, Banerjee A, Guo J, Liu C, Coppens P, Salih A and Tack M 2015 On the impact of carbon-doping on the dynamic Ron and off-state leakage current of 650 V GaN power devices *Int. Symp. on Power Semiconductor Devices and ICs (ISPSD)* p 37
- [24] Zanoni E, Meneghini M, Meneghesso G, Bisi D, Rossetto I and Stocco A 2015 Reliability and failure physics of GaN HEMT MIS-HEMT and p-gate HEMTs for power switching applications: parasitic effects and degradation due to deep level effects and time-dependent breakdown phenomena *IEEE Workshop on Wide Bandgap Power Devices and Applications (WiPDA)* p 75
- [25] Joh J and del Alamo J A 2011 A current-transient methodology for trap analysis for GaN high electron mobility transistors *IEEE Trans. Electron Devices* 58 132
- [26] Iucolano F, Parisi A, Reinal S, Patti A, Coffa S, Meneghesso G, Verzellesi G, Fantini F and Chini A 2016 Correlation between dynamic Rdsou transients and Carbon related buffer traps in AlGaN/GaN HEMTs *IEEE Int. Reliability Physics Symp. (IRPS)* p CD-2-1
- [27] Meneghini M, Vanmeerbeek P, Silvestri R, Dalcanale S, Banerjee A, Bisi D, Zanoni E, Meneghesso G and Moens P 2015 Temperature-dependent dynamic R<sub>ON</sub> in GaN-based MIS-HEMTs: role of surface traps and buffer leakage *IEEE Trans. Electron Devices* 62 782